- 积分
- 347
- 在线时间
- 286 小时
- 最后登录
- 2022-12-15
- 阅读权限
- 50
- 精华
- 0
- UID
- 564748
- 帖子
- 327
- 精华
- 0
- 经验
- 347 点
- 金钱
- 307 ¥
- 注册时间
- 2013-2-6
|
楼主 |
发表于 2015-9-23 05:45
|
显示全部楼层
Circuit1 can be seen on Analog Devices Application Note AN-207. It is named “Stopped Clock Operation” and it was developed for AD1856 DAC.
I2S signal (CLK, WCLK, DATA) is changed to two signals (CLK1, LE, DATA) and (CLK2, LE, DATA) for feeding DACs for channels L and R.
I saw this circuit which was a good candidate for a Non-Oversampling PCM1704 setup, with a simplified and elegant glue logic.
analog device an207手册
|
|